What is the Limit of Energy Saving by Dynamic Voltage Scaling? by Qu, Gang
What is the Limit of Energy Saving by Dynamic Voltage Scaling?
Gang Qu
Electrical and Computer Engineering Department and Institute for Advanced Computer Studies
University of Maryland, College Park, MD 20742 USA
Abstract
Dynamic voltage scaling (DVS) is a technique that varies the sup-
ply voltage and clock frequency based on the computation load to
provide desired performance with the minimal amount of energy
consumption. It has been demonstrated as one of the most effec-
tive low power system design techniques, in particular for real time
systems. Previously, there are works on both ends of the DVS sys-
tems: theideal variable voltage system which can change its volt-
age with no physical constraints, and themultiple voltage system
which has a number of discrete voltages available simultaneously.
In this paper, we study the DVS systems between these two extreme
cases. We consider systems that can vary the operating voltage dy-
namically under various real-life physical constraints. Based on
the system’s different behavior during voltage transition, we define
thefeasible DVS system and thepractical DVS system. We build
mathematical model to analyze the potential of DVS on energy sav-
ing for these different systems. Finally, we simulate the behavior
of a secure wireless communication networks with DVS systems.
The results show that DVS results in energy reduction from 36% to
79%, and the real life DVS systems can be very close to the ideal
system in energy saving.
1 Introduction
Power and energy efficient design has emerged as a very active
research area recently. In fact, it becomes one of the most im-
portant design concerns for battery-operated systems. Low energy
consumption extends battery’s lifetime, reduces the cost for system
maintenance, and increases the system’s lifetime when recharging
or replacement is not allowed (e.g., sensor networks).
Traditionally, systems have been designed to operate at a fixed
supply voltage with a fixed clock frequency. Recent advances in
power supply and circuit design technologies allow the implemen-
tation of microprocessor system that can adjust the operating volt-
age (and thus the clock frequency) at run-time. In light of low-
ering voltage can reduce power quadratically, the dynamic volt-
age scaling (DVS) method scales down voltage to an appropriate
level whenever it is possible to cut energy consumption. When
and to which level the system should scale the supply voltage are
determined by a voltage scheduler, which is built in the system’s
real time operating system (RTOS). Normally, the voltage sched-
uler makes its decision on the arrival and completion of a task,
and periodically during task execution, based on system level in-
formation (such as current computation load and predicted future
behavior)[11].
Scheduling policies, from the simple but powerful earliest dead-
line first (EDF) to some sophisticated adaptive policies based on
recursive learning and empirical studies, play an important role in
DVS systems. In various application domains, they result in en-
ergy savings (typically over a fixed voltage system) from 1.4% to
as much as 90%[4, 5, 8, 9, 12, 13, 14].
Early theoretical results indicate that the minimum energy con-
sumption is achieved by DVS under unrealistic assumption (e.g.,
the supply voltages can be changed simultaneously with no physi-
cal constraints) [16]. However, it takes time for system to reach the
steady state at a new voltage level. This motivates a lot of work on
multiple voltage systems where only several pre-designed supply
voltages are available[4, 5, 6, 9, 14, 15].
Our work is motivated by the recent implementation of micro-
processor that can adjust its operating speed at run-time[1]. This
is clearly a different DVS system from the above two: it considers
physical constraints on voltage but does not restrict it to be at cer-
tain pre-defined levels. To the best of our knowledge, this work is
the first on formal analysis of such system’s energy saving.
In particular, we formally define four different types of DVS
systems:ideal, feasible, practical, andmultiple. We build models
and analyze the energy saving of these systems. Our key results
are the optimal solutions to the following problem, which give the
limit on energy saving for different DVS systems:
Under different models, what is the best way to scale
voltage with a fixed starting voltage such that at the
end, a given amount of computation is completed, a
required finishing voltage is reached, and the energy
consumption is minimized?
2 Models of Dynamic Voltage Scaling Systems
Reducing the supply voltage can result in substantial reduction on
switching power, the dominant source of power dissipation in CMOS
circuit, at the cost of reduced throughput or longer gate delay[3].
Based on how the supply voltage can be changed, we consider the
following dynamic voltage systems:
• Ideal: An ideal variable voltage system can instantaneously
change its operating voltage arbitrarily (and thus the proces-
sor’s speed can go from 0 to∞).
• Feasible: A feasible variable voltage system can vary the
voltage betweenvmin andvmax within a maximum rateK.
According to the system’s behavior during voltage transition,
we define the following1:
– Feasible2: A feasible variable voltage system contin-
ues executing at the instantaneous voltage.
– Practical: A practical variable voltage system stops ex-
ecuting during the voltage transition until a new steady
voltage is reached.
• Multiple: A multiple voltage system has a number of dis-
crete supply voltages available and the system can switch
from one to another instantaneously.
1There is a third type of feasible DVS systems where the system continues execut-
ing at the previous steady voltage[11]. It falls betweenfeasible system andpractical
system and converges tofeasible system as the time to reach the steady state at a new
voltage level goes to 0.
2The notationfeasible has been used twice, however, it is easy to tell which one we
are referring to form the context. In general, ifpractical is not mentioned, we use the
broad definition of thefeasible system.
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We study the execution of a set of applications (tasks, or jobs)
on the above DVS systems. Each applicationτ is characterized by:
• a: the arrival time
• d: the deadline
• W : the computation load or equivalently
• e: the execution time at the reference voltagevr f
For a given set of applications{τ1, τ2, · · · , τn}, a voltage scheduler
determines the system’s voltage and the application to be executed
at any time. We seek for a schedule that completes all the appli-
cations under their respective timing constraints and consumes the
least amount of energy.
Formally, letv(t), s(t), P (T ), and∆(t) be the operating volt-
age, operating speed, power consumption, and the application be-






under the constraint that all applications are completed at end of




s(t) · δ(∆(t), i)dt =
∫ di
ai
s(t) · δ(∆(t), i)dt (2)
whereδ(∆(t), i) = 1 if and only applicationτi is being processed
at timet. The second equality guarantees that all applications are
scheduled after its arrival and finished before their deadlines.
3 Previous Results
Most of the existing literatures are onmultiple voltage DVS sys-
tems. On the system-level, Chang and Pedram [5] use a dynamic
programming technique to solve the multiple voltage scheduling
problem. Their scheduler assigns voltage to each operation in the
data flow graph to minimize average power under time and through-
put constraints. Ishihara and Yasuura [9] use a slightly different
problem formulation and show that for the energy is minimized
only when at most two voltages are applied to a single application.
Usami and Horowitz [15] pioneer the work on gate-level mul-
tiple voltage systems. They propose a cluster voltage scaling tech-
nique where a dual supply voltage is applied on the circuit. The
higher voltage is used on critical paths to provide high performance
while gates off the critical path have a lower operating voltage to
save energy. Johnson and Roy [10] propose a datapath schedul-
ing algorithm which iteratively reduces the operating voltage un-
til no schedule slack remains. They have also discussed the ad-
ditional power consumed by the DC-DC converters and the area
penalties. Chen and Sarrafzadeh [6] give a lower bound of power
consumption with dual supply voltage. They relate this problem to
the maximal-weighted-independent-set problem and solve the lat-
ter by a provably good algorithm.
For theideal DVS system, Yao et al.[16] provide an optimal
static scheduling algorithm for a set of independent applications
when preemption is allowed. The algorithm is based on the concept
of critical regions, where the DVS system has the heaviest work-
load, and the observation that applications in the critical region
must be executed at the maximum speed by any optimal scheduler.
Hong et al.[8] discuss the system design issues using ideal vari-
able voltage cores. They also propose a non-preemptive scheduling
heuristic that can find solutions very close to optimal for benchmark
multimedia and communication applications.
There has been little discussion on the scheduling policies and
their potential in power/energy saving forfeasible DVS systems,
largely due to the fact that such systems are hard to implement.
However, this has changed recently since the implementation of
lpARM microprocessor system [1, 11]. The lpARM processor is
based on the ARM8 core and designed to operate between 1.1v
and 3.3v, resulting in speeds between 10MHZ and 100MHZ. Clock
frequency transition take approximately 25µs (about 1250 cycles)
for a complete 10MHZ to 100MHZ transition. The system can
continue operation while the voltage/speed is changing. In another
word, it belongs tofeasible systems according to our notation. Fur-
ther design issues for DVS systems are discussed in [2].
The objective of this paper is to fill the gap by providing for-
mal models and analysis on system-level low power scheduling on
feasible DVS systems.
4 Upper Bounds on Energy Saving by DVS
Our goal is to determine the upper bounds on energy saving on
DVS systems over the traditional fixed voltage system by system
level task scheduling. Yao et al.[16] solve this problem optimally
for ideal DVS system with a set of preemptive tasks. Ishihara and
Yasuura [9] discover some interesting features onmultiple DVS
system and their scheduler relies on solving the integer linear pro-
gramming problem. The problem remains NP-hard in general. For
example, onfeasible DVS systems, even when preemption is al-
lowed, the problem is equivalent to the NP-completeSEQUENC-
ING WITH DEADLINES AND SETUP TIMES problem[7].
In this section, we give upper bounds of energy saving (or equiv-
alently, lower bounds of energy consumption) on different DVS
systems by answering the following fundamental question:
For a given starting voltage, an ending voltage, and
a workload, what is the most energy-efficient way to
scale voltage on a feasible DVS system such that the
workload is completed and the ending voltage is reached
at the deadline?
Mathematically speaking, we want to determine the voltage func-
tion v(t), and hence the operating speeds(t), for thefeasible DVS




is minimized and the following conditions are satisfied:
s(t1) = s0 (3)
s(t2) = s1 (4)
smin ≤ s(t) ≤ smax (t ∈ [t1, t2]) (5)
|ds(t)
dt
| ≤ K (6)∫ t2
t1
s(t)dt = W (7)
Due to the space limitation, we list our results with brief dis-
cussion and leave all proofs to the technical report.
4.1 Feasible DVS Model
Thefeasible DVS system operates at the instantaneous voltage dur-
ing the voltage transition. Although this type of system is infeasi-
ble to implement because of the non-zero time for the system to
reach the steady state at a new voltage, the study of this model
gives us insightful view of the problem. More importantly, it pro-
vides an upper bound, more accurate than the bound fromideal
DVS system, of energy saving when the time-to-reach-steady-state
is considered[2].
Lemma 4.1
For equations (3)-(7) to be hold, the workloadW falls into the
range[Wmin, Wmax], where







Wmax = sd(t2 − t1) − (s0 − sd)
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Given workloadW ∈ [Wmin, Wmax], there is a unique speed
function s : [t1, t2] → [smin, smax] such that equations (3)-(7)
will hold and the energy consumption is minimized. More specific,
the speed function is defined as the following step functions:
if Wmin ≤ W ≤ W1,
s(t) =
{
s0 − K(t − t1), if t1 ≤ t ≤ x1;
s0 − K(x1 − t1), if x1 < t ≤ x2;
s1 − K(t2 − t), if x2 < t ≤ t2.
if W1 ≤ W ≤ W2,
s(t) =
{
s0 + K(t − t1), if t1 ≤ t ≤ x1;
s0 + K(x1 − t1), if x1 < t ≤ x2;
s1 − K(t2 − t), if x2 < t ≤ t2.
and ifW2 ≤ W ≤ Wmax ,
s(t) =
{
s0 + K(t − t1), if t1 ≤ t ≤ x1;
s0 + K(x1 − t1), if x1 < t ≤ x2;
s1 + K(t2 − t), if x2 < t ≤ t2.
where W1, W2, x1, x2 are constants.
4.2 Practical DVS Model
The practical DVS system stops execution during voltage transi-
tion until a new level of steady voltage is reached. In this case,
Wmin = 0 since the system can stay in the voltage transition stage
during the entire period3, andWmax is given by:
Lemma 4.2
For equations (3)-(7) to be held on apractical DVS system, the
workloadW cannot exceed





wheres = min{smax, K(t2−t1)4 + s0+s14 }.
Practical Voltage Schedule
For a valid workload0 ≤ W ≤ Wmax on apractical DVS system,
there is a unique speed functions(t) such that equations (3)-(7) will
hold and the energy consumption is minimized.
4.3 Ideal DVS Model
The ideal DVS system can change its operating voltage/speed ar-
bitrarily. From the convexity of the power function, one can eas-
ily see that the operating voltage/speed should remain constant to
minimize energy consumption. This fixed speed can be trivially
computed from equation (7). Considering the constraints at start-
ing/ending speeds (equations (3) and (4)), we have:
Ideal Voltage Schedule
The most energy-efficient speed function to complete workload W
between time[t1, t2] is:
s(t) =
{
s0, if t = t1;
W
t2−t1 , if t1 < t < t2;
s1, if t = t2.
4.4 Multiple DVS Model
Suppose amultiple DVS system hasl distinct voltages available,
the corresponding operating speeds are:sp1 < sp2 < · · · <
spl which necessarily include both starting speeds0 and finishing
speeds1. Recall that themultiple DVS system can switch among
these discrete operating voltages simultaneously, therefore
3For example, scaling the voltage up and down without reaching any steady state.
Multiple Voltage Schedule
For any workloadW ∈ [sp1(t2 − t1), spl(t2 − t1)], the most




s0, if t = t1;
spi, if t1 < t ≤ tc;
spi+1, tc < t < t2;
s1, t = t2.
wherespi andspi+1 are the two consecutive speeds such thatspi(t2−
t1) ≤ W < spi+1(t2 − t1) andtc = t1 + spi+1(t2−t1)−Wspi+1−spi .
We summarize the most energy-efficient voltage schedules on
the four types of DVS systems: to complete a workloadW , ideal
DVS system starts withs0, jumps to the level and stays unchanged
such thatW is accumulated at the deadline, then it switches to the
ending speeds1. In a multiple DVS system, the amount ofW
is bounded by the maximal and minimal available speeds; if the
system cannot finishW by staying at a fixed voltage/speed level, it
will operate at the two closest voltage levels. Forfeasible DVS sys-
tems, since voltage must be changed continuously, the workloadW
is further restricted to ensure that the ending speeds1 is reachable
from starting speeds0, and whenever voltage change is necessary,
it changes at the maximal rate.
5 Experimental and Simulation Results
We consider five different DVS systems:
(I) a multiple voltage system with two voltages: 3.3v and 2.4v;
(II) a multiple voltage system with three voltages: 3.3v, 2.4v, and
1.2v;
(III) a practical variable voltage system withvmin = 1.1v and
vmax = 3.3v and the transition time from minimum perfor-
mance to maximum performance is 25µs[2];
(IV) a feasible variable voltage system with the same setting as
the abovepractical system;
(V) an ideal variable voltage system.
and compare their energy consumption on a given set of applica-
tions with the traditional system at fixed 3.3v.
The applications come from a secure wireless communication
network where RSA message encryption is used. When the sys-
tem receives encrypted messages, it first decrypts the message, then
processes the data, and finally encrypts the processing result. Each
message consists of 1 to 20 1024-bit packets. The time and en-
ergy consumption to decrypt/encrypt one packet on MIPS R4000
at 3.3v are given in Table 1. The DVS system’s performance and
power are simulated from the power-voltage and delay-voltage re-
lations: power∝ αCLv2ddfclock, delay∝ vdd(vdd−vt)β , whereαCL
is the effective switched capacitance,vt is the threshold voltage and
β ∈ (1.0, 2.0] is a technology dependent constant (we setβ = 2.0
in Table 1).
voltage (volt) 3.3 2.4 1.2
t(ms) E(µJ) t(ms) E(µJ) t(ms) E(µJ)
Decryption 72.7 16.7 107.6 8.8 290.4 2.2
Encryption 3.5 0.81 5.2 0.43 14.1 0.11
Table 1: Time and energy consumption for RSA decryption and
encryption at different voltages.
There are three different kinds of messages: (I) messages that
are obsolete or reached the wrong node (only message decryption
is performed); (II) messages that will be forwarded to the next node
(message decryption and encryption are performed); (III) messages
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that need to be processed on the current node (message decryption,
data processing, and new message encryption are performed).
We simulate a sequence of messages with an exponential in-
terarrival time with parameterµ = 0.125; 20% of the messages
are of type (I); half of the messages of type (II); the data process-
ing time for type (III) messages is uniformly distributed between
500ms and4000ms.
In a one-hour-long simulation, we generate a total of 461 mes-
sages: 85 type (I) messages are rejected after decryption, 246 type
(II) messages are forwarded without data processing, the rest 130
require data processing. The traditional 3.3v system spends351.9s
for decryption,286s on data processing,13.8s on encryption, and
idle the rest of the time. The energy consumption will be828mJ
or 149mJ when system shut-down technique is used.
3.3v 2-level 3-level practical feasible ideal
time(s) 652 893 2005 2351 2376 3596
energy(mJ) 149.08 95.47 48.88 36.28 36.17 32.17
Table 2: Time and energy consumption for a one-hour simulation
on different DVS systems.
Table 2 gives various DVS systems’ amount of non-idle time
and the energy consumption. Figure 1 breaks down these total
amount and illustrates the time and energy consumption for mes-
sage decryption, data process, and message encryption respectively
on different systems. The trend is that energy consumption drops
down as execution time goes up since lower supply voltage be-
comes possible. This is particularly true for the message decryp-
tion, the bottom part in Figure 1. For themultiple voltage systems,
with 2.4v and 1.2v available, the decryption is operated at a lower








































Figure 1: Break-down: time and energy consumption for decryp-
tion (grey/bottom), data process (white/middle), and encryption
(black/top).
Thepractical andfeasible DVS systems have very similar be-
havior because the 25µs voltage transition time is almost negligible
comparing to the execution time for message decryption and data
process. Their energy savings over the 3-levelmultiple voltage
system come from the fact that any voltage between 1.1v and 3.3v
can be used (in particular, those below 1.2v).
Finally, theideal DVS system spends even more time on mes-
sage decryption as it can use voltage lower than 1.1v. This results
in about 40% energy saving for message decryption over thefea-
sible DVS system. However, it contributes little to the overall en-
ergy consumption which is now dominated by data processing4.
Hard deadline forces the system to run at higher voltages. Simula-
tion shows that theideal DVS system stays under 1.1v for3002s
mainly for message decryption;54.6s between 1.1v and 1.2v;401s
between 1.2v and 2.4v; and138s at 2.4v or higher.
4Originally, the fixed 3.3v system consumes about 54% of the energy on message
decryption. This percentage drops to 45%, 22%, and less than 16% for the 2-level,
3-levelmultiple systems and theideal DVS system.
6 Conclusion
Dynamical voltage scaling is an effective technique for power/energy
reduction. We model various DVS systems based on how they
change the operating voltages and analyze their respective energy
savings. We report the most energy-efficient voltage schedulings
for different DVS systems which provide upper bounds of the en-
ergy reduction. Simulation results from secure wireless communi-
cation networks demonstrate that DVS is effective in energy sav-
ing, and the real life DVS system’s power performance can be very
close to the ideal system.
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